In this article, design, analysis, and experimental testing of a dual interleaved boost converter with coupled inductor including demagnetizing winding are presented. Proposed topology uses the specific design of boost coils placed within the side parts of the EE core together with a demagnetizing coil located on the center part of the core. Paper describes principles of operational scenarios and characteristics. Through modification of turns ratio between boost coils and demagnetizing coil is possible to achieve high voltage gain. Consequently, the functional performance of this perspective topology is realized experimentally. For that purpose, the physical sample of converter is designed and tested in terms of efficiency considering the change of transferred power or the change of input voltage. Through modification of turns ratio between boost coils and demagnetizing coil is possible to achieve high voltage gain, therefore these dependencies are also evaluated considering also the change of the duty cycle. At the end of the paper basic operational properties are compared to standard boost topologies. It was discovered that even due to higher complexity of the proposed converter oppose to selected topologies, the operational performance is much better considering ripple of the electrical variables, efficiency, or the size of circuit components.
Introduction
Nowadays, in many power conversion applications, the boost converters (isolated or non-isolated) are used. The most important parameter of every power converter is high efficiency, low costs, and low volumes [1] [2] [3] .
Due to the limited resources of fossil fuels and also their serious environmental impacts including greenhouse gas emissions, global warming, and environmental pollution, the renewable technologies such as photovoltaic (PV) systems, fuel cells have received extensive attention as a clean source of energy [4] [5] [6] [7] [8] [9] similarly current trends in automotive applications are characterized by a common rule-green energy, or blue energy [10] [11] [12] [13] . High gain DC/DC (direct current to direct current) converters are the key part of renewable energy systems. The designing of high gain DC/DC converters is imposed by severe demands. Designers face contradictory constraints such as low cost and high reliability. First of all, the inverters must be safe in terms of further maintenance as well as in relation to the environment [14] [15] [16] [17] .
For almost all industrial and commercial applications the power consumption increases continuously thus it becomes impossible for a single-phase converter to withstand the high current stress [18] [19] [20] . One of the ways how to optimize this negative characteristic is a connection of converter cells in parallel instead of paralleling switching devices of a single cell [21] . The multiphase interleaved converters thus have benefits related to better transient response, power scalability, and better light load efficiency [22] [23] [24] . The single-phase converter uses large inductance, which limits the dynamics of the energy transfer within the main circuit [25] . To increase the transient response of the inductor, the value of inductance needs to be reduced significantly. On the other side, small inductance results in large current ripple. The large current ripple usually causes a large turn-off loss and generates large voltage ripple on the input capacitor that is comparable to transient voltage spikes [25] [26] [27] [28] [29] . Due to above-mentioned facts the use of the interleaved technique with several converter cells whose inductance value is reduced results in quick and efficient power transfer from input to the output. Improvements of some properties have been achieved in dual interleaved boost (DIB) converters with coupled inductors [30] [31] [32] , or with voltage lift technique have been proposed.
Electrical behavior of power stage of switched-mode power supplies based on interleaved solution still provides several disadvantages. Those are mostly related to power limitations and voltage gain limitations. High power levels are mostly problematic, because of the increase of conduction losses within the circuit together with a high increase of magnetic components losses, which are related to the DC biasing and consequently components saturation [32] [33] [34] . Careful attention shall be paid on the magnetic component design, while there are several proposals how to overcome the negative consequences of the interleaved topologies [35] [36] [37] .
Anyway, within presented research approach attention is given on further optimizations of the magnetically coupled inductor, which is one of the main parts of double-interleaved boost inductor. The investigated topology consists of two interleaved boost converters whose operation is shifted by 180 • phase delay. Boost inductors are placed on side parts of the ferrite core. Together with boost inductors additional two SiC diodes are being used for connection with a demagnetizing inductor. The output capacitor is then supplied through another two diodes, thus 4 diodes are required for proper operation of the converter. Due to the addition of demagnetizing inductor, it is possible to achieve voltage gain whose value can be adjusted also by the turn's ratio between boost and demagnetizing inductors. This topology is primarily suited for the applications, where high efficiency, adjustable voltage gain and low dimensions are required, while galvanic isolation between input and output is not required.
Within the presented paper, the analysis of the main circuit operation is being shown, while the focus is given on the operational intervals for various scenarios of the duty cycle value. Consequently, magnetic circuit of coupled inductor with demagnetizing coil is described, while identification of coupling coefficient is done for the needs of the simulation experiments. At the end of the paper, more detailed analysis is provided on the experimental sample of proposed converter (500 W), while the dependency of voltage gain on duty cycle and turns ration is given. Also, efficiency performance is being investigated within various operational conditions. Finally, critical comparison to other standard DIB and boost converters is given. Figure 1 shows a schematic diagram of the proposed interleaved converter with a coupled inductor. The proposed converter consists of T 1 , T 2 transistors, coupled L 1 , L 2 , and demagnetizing L 3 inductors, filtering capacitor C OUT and diodes D 1 -D 4 . The proposed converter is derived from standard interleaved boost converter by adding third inductor and two rectifiers diode. Coil L 3 is magnetically coupled with L 1 and L 2 on the common magnetic core. The reason for the use of L 3 is related to the possibility of DC flux reset of the ferrite core. Switching of the transistors is similar to standard interleaved boost converter, thus 180 • phase shift between gate drive impulses applies. On the other side, the duty cycle range can be extended for both transistors up to D = 100%. The benefit of the proposed topology compared to the standard is that the inductors L 1 and L 2 are periodically demagnetized during operation, so the saturation of the core is reduced. This effect is made by the presence of L 3 within the converter´s main circuit. Main circuit component i.e. coupled inductor is wound on the common ferrite core E43 which is planar type. The windings of individual coils are made of copper foil. Figure 2 shows the designed component together with its equivalent circuit and winding directions of L1, L2, L3. The equivalent magnetic circuit shown in Figure 2b shows also the direction of the magnetic fluxes Φ1 -Φ 3, which are caused by the inductor currents iL1 -iL3. 
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Analysis of the Operational Intervals
As was mentioned the converter operation can be realized with various duty cycle range, i.e. for D < 50% and for D > 50%. Gate drive impulses during both states are shown in Figure 3 and Figure 4 respectively. Within this paper two situations are analyzed for converter operation, D = 35% and for D = 65%. It is expected that the converter behavior for both operational states will be different. Main circuit component i.e. coupled inductor is wound on the common ferrite core E43 which is planar type. The windings of individual coils are made of copper foil. Figure 2 shows the designed component together with its equivalent circuit and winding directions of L 1 , L 2 , L 3 . The equivalent magnetic circuit shown in Figure 2b shows also the direction of the magnetic fluxes Φ 1 -Φ 3 , which are caused by the inductor currents i L1 -i L3 . Main circuit component i.e. coupled inductor is wound on the common ferrite core E43 which is planar type. The windings of individual coils are made of copper foil. Figure 2 shows the designed component together with its equivalent circuit and winding directions of L1, L2, L3. The equivalent magnetic circuit shown in Figure 2b shows also the direction of the magnetic fluxes Φ1 -Φ 3, which are caused by the inductor currents iL1 -iL3. 
As was mentioned the converter operation can be realized with various duty cycle range, i.e. for D < 50% and for D > 50%. Gate drive impulses during both states are shown in Figure 3 and Figure 4 respectively. Within this paper two situations are analyzed for converter operation, D = 35% and for D = 65%. It is expected that the converter behavior for both operational states will be different. 
As was mentioned the converter operation can be realized with various duty cycle range, i.e. for D < 50% and for D > 50%. Gate drive impulses during both states are shown in Figures 3 and 4 respectively. Within this paper two situations are analyzed for converter operation, D = 35% and for D = 65%. It is expected that the converter behavior for both operational states will be different. Main circuit component i.e. coupled inductor is wound on the common ferrite core E43 which is planar type. The windings of individual coils are made of copper foil. Figure 2 shows the designed component together with its equivalent circuit and winding directions of L1, L2, L3. The equivalent magnetic circuit shown in Figure 2b shows also the direction of the magnetic fluxes Φ1 -Φ 3, which are caused by the inductor currents iL1 -iL3. 
As was mentioned the converter operation can be realized with various duty cycle range, i.e. for D < 50% and for D > 50%. Gate drive impulses during both states are shown in Figure 3 and Figure 4 respectively. Within this paper two situations are analyzed for converter operation, D = 35% and for D = 65%. It is expected that the converter behavior for both operational states will be different. The proposed converter operates within four main intervals of conduction while the duty cycle is below 50% ( Figure 5 ). These intervals repeat periodically every switching period. 
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Interval: Transistor T1 is ON, T2 is OFF, The T1 and L1 currents are linearly increasing, The L3 and D3, D4 currents are linearly decreasing b) Interval: Transistor T1 is OFF, T2 is OFF, The L1 current is linearly decreasing and energy from L1 are sinking to the load trough the D1 and D2 c) Interval: Transistor T1 is OFF, T2 is ON, The T2 and L2 currents are linearly increasing, The L3 and D1, D2 currents are linearly decreasing d) Interval: Transistor T1 is OFF, T2 is OFF, The L2 current is linearly decreasing and energy from L2 is sinking to the load trough the D3 and D4 Figure 6 shows the principal waveforms of the converter variables for the situation when the value of the duty cycle exceeds 50%. For this case D = 65% was used. The proposed converter operates within four main intervals of conduction while the duty cycle is below 50% ( Figure 5 ). These intervals repeat periodically every switching period. The proposed converter operates within four main intervals of conduction while the duty cycle is below 50% ( Figure 5 ). These intervals repeat periodically every switching period. 
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Interval: Transistor T1 is ON, T2 is ON, the L1 and L2 currents are linearly increasing, the L3 current are linearly increasing and D1 current is linearly decreasing b) Interval: Transistor T1 is ON, T2 is OFF, the L1 current is linearly increasing and energy from L2 is sinking to the load trough the D2 and D3 c) Interval: Transistor T1 is ON, T2 is ON, the L1 and L2 currents are linearly increasing, the L3 current are linearly decreasing and D2 current is linearly decreasing d) Interval: Transistor T1 is OFF, T2 is ON, the L2 current is linearly increasing and energy from L1 are sinking to the load trough the D1 and D4
The induced voltage in each of the three windings is defined as follows:
Where: vL1, vL2 and vL3 are the winding voltages; N1, N2, and N3 are the numbers of turns of each winding L1, L2, and L3, respectively, and Φ1, Φ2, and Φ3 are the magnetic fluxes interlinking with the windings L1, L2, and L3, respectively. Moreover, for the symmetry between the two phases, we assume N12=N1=N2. Additionally, according to Figure 2 we have:
the induced voltage in the central winding:
( ) a) Interval: Transistor T 1 is ON, T 2 is ON, the L 1 and L 2 currents are linearly increasing, the L 3 current are linearly increasing and D 1 current is linearly decreasing. b) Interval: Transistor T 1 is ON, T 2 is OFF, the L 1 current is linearly increasing and energy from L 2 is sinking to the load trough the D 2 and D 3 . c) Interval: Transistor T 1 is ON, T 2 is ON, the L 1 and L 2 currents are linearly increasing, the L 3 current are linearly decreasing and D 2 current is linearly decreasing. d) Interval: Transistor T 1 is OFF, T 2 is ON, the L 2 current is linearly increasing and energy from L 1 are sinking to the load trough the D 1 and D 4 .
where: v L1 , v L2 and v L3 are the winding voltages; N 1 , N 2 , and N 3 are the numbers of turns of each winding L 1 , L 2 , and L 3 , respectively, and Φ 1 , Φ 2 , and Φ 3 are the magnetic fluxes interlinking with the windings L 1 , L 2 , and L 3 , respectively. Moreover, for the symmetry between the two phases, we assume N 12 =N 1 =N 2 . Additionally, according to Figure 2 we have:
Next, we introduce N as the ratio of the number of turns of the central winding and the number of turns of L 1 or L 2 :
Finally, substituting (4) into (3), we can get the induced voltage in the central winding in the function of the voltage of L 1 and L 2 :
Steady-State Analysis
The steady-state analysis is performed for both situations of the converter operation, i.e. when duty -cycle operation is considered below and above 50% (Figures 3-6 ). For these purposes just, equivalent circuits are selected which are cyclically repeated.
1 st Mode (1 st Conduction Interval)
T 1 is turned ON and T 2 is turned OFF. During this interval, the energy is accumulated within the magnetic core of L 1 , while the L 2 supports the output current flow through D 3 -L 3 -D 2 . The value of the current flowing through L 2 -D 3 -L 3 -D 2 is decreasing and its maximal value is limited by the value of magnetizing current, which is determined by the mutual relationship between L 2 -L 3 . This interval ends when dead-time between switching of T 1 and T 2 is applied.
Considering this operational interval, we can define the input voltage of the converter as follows:
Under the assumption of (1) and (2) and based on the situation given by the equivalent circuit from Figure 7 the input and output voltage dependency can be defined by (7) .
where and ∆Φ1, ∆Φ2 and ∆Φ3 are the magnetic flux variations in the windings L 3 , L 2 and L 3 Next, we introduce N as the ratio of the number of turns of the central winding and the number of turns of L1 or L2:
Finally, substituting (4) into (3), we can get the induced voltage in the central winding in the function of the voltage of L1 and L2:
( )
Steady-State Analysis
The steady-state analysis is performed for both situations of the converter operation, i.e. when duty -cycle operation is considered below and above 50% (Figure 3 - Figure 6 ). For these purposes just, equivalent circuits are selected which are cyclically repeated.
T1 is turned ON and T2 is turned OFF. During this interval, the energy is accumulated within the magnetic core of L1, while the L2 supports the output current flow through D3-L3-D2. The value of the current flowing through L2-D3-L3-D2 is decreasing and its maximal value is limited by the value of magnetizing current, which is determined by the mutual relationship between L2-L3. This interval ends when dead-time between switching of T1 and T2 is applied. Considering this operational interval, we can define the input voltage of the converter as follows:
where and ΔΦ1, ΔΦ2 and ΔΦ3 are the magnetic flux variations in the windings L3, L2 and L3 and T1 is the time duration of Mode 1, vIN is input voltage, Vout output voltage. 
2 nd Mode (2 nd Conduction Interval)
T 1 turned OFF and T 2 is turned ON. The beginning of this interval is characterized by the current i L1 decrease to the value of the magnetizing current. From this point the visible increase of i L2 is evident. L 1 is supporting the output with current flow through D 1 -L 3 -D 4 . The current direction of the i L3 is opposite to i L1 thus the demagnetizing ability of the proposed magnetic component is clear. The interval ends similarly as 1st Mode of operation, i.e. before dead-time.
Considering this operational interval (Figure 8 ), we can define the value of input voltage of the converter based on the (7) , while the end of the 1 st interval represents initialization of the 2 nd interval:
Under the assumption of (1) and (2) the value of the input voltage can be expressed by (9) .
where T 2 is the time duration of Mode 2. Considering this operational interval (Figure 8 ), we can define the value of input voltage of the converter based on the (7), while the end of the 1 st interval represents initialization of the 2 nd interval:
where T2 is the time duration of Mode 2.
3 rd Mode (Dead-Time) T1 and T2 are turned OFF (Figure 9 ). This interval is the so-called dead-time and is valid just and only during operation if the duty cycle is below 50%. During this interval, the commutation between the transistor and diodes is occurring. Also, one of the main inductances (L1, L2) is de-energized to the value of the magnetizing current, while supporting the output current. Similar to the previous situation from 2nd operational interval, the value of the input voltage, or the dependency between input-output situation shall be expressed under the assumption of (3) and (4) as follows:
where T3 is the time duration of Mode 3. 
3 rd Mode (Dead-Time)
T 1 and T 2 are turned OFF (Figure 9 ). This interval is the so-called dead-time and is valid just and only during operation if the duty cycle is below 50%. During this interval, the commutation between the transistor and diodes is occurring. Also, one of the main inductances (L 1 , L 2 ) is de-energized to the value of the magnetizing current, while supporting the output current. Considering this operational interval (Figure 8 ), we can define the value of input voltage of the converter based on the (7), while the end of the 1 st interval represents initialization of the 2 nd interval:
where T3 is the time duration of Mode 3. Similar to the previous situation from 2nd operational interval, the value of the input voltage, or the dependency between input-output situation shall be expressed under the assumption of (3) and (4) as follows:
where T 3 is the time duration of Mode 3.
4 th Mode (Valid Only for Duty > 50%)
T 1 and T 2 are turned ON and the inductors L 1 and L 2 are accumulating the energy within their magnetic circuits. The output is supported just by the energy stored in C OUT .
The condition within this operational interval can be described by the situation which is valid from 3rd operational interval while considering the equivalent circuit from Figure 10 is given by the next equations:
where T4 is the time duration of Mode 4. The condition within this operational interval can be described by the situation which is valid from 3rd operational interval while considering the equivalent circuit from Figure 10 is given by the next equations:
where T4 is the time duration of Mode 4.
Voltage Gain Calculation
The voltage gain M, defined as the ratio of the output and input of voltage in dependence on the value of the duty cycle D when it is lower than 50% can be obtained from (6), (8) , and (10) and is derived as follows:
The voltage gain when the duty cycle is higher than 50% is expressed as:
Determination of Coupling Coefficients Between the Coils
For the purposes of simulation investigation as well as for optimization purposes of the magnetic design of coupled inductor with the demagnetizing coil, the coupling coefficients of the converter shall be determined. The process of the identification was realized experimentally, initially through measurement of parasitic DC resistance and inductance of individual coils - Table 1 . Consequently, mutual inductances have been measured between coils L1 and L2 for coincident and anti-coincident directions of the coil windings ( Figure 11 ). The measured values of mutual inductances are listed in Table 2 . 
Voltage Gain Calculation
Determination of Coupling Coefficients Between the Coils
For the purposes of simulation investigation as well as for optimization purposes of the magnetic design of coupled inductor with the demagnetizing coil, the coupling coefficients of the converter shall be determined. The process of the identification was realized experimentally, initially through measurement of parasitic DC resistance and inductance of individual coils- Table 1 . Consequently, mutual inductances have been measured between coils L 1 and L 2 for coincident and anti-coincident directions of the coil windings ( Figure 11 ). The measured values of mutual inductances are listed in Table 2 . Measured values of the mutual inductances have been used for the determination of the coupling coefficients, what is given by (16)- (18) .
Based on the (18) including individual values of inductances, the coupling coefficients have been determined (Table 3 ). 
Experimental Verification
Experimental measurements have been realized on the converter prototype sample (Figure 12 ), whose main circuit parameters are listed below. Main circuit parameters were selected for the application use within photovoltaic systems, where proposed converter solutions shall be used as MPPT converter, which shall distribute energy within other power semiconductor converter subsystems or shall operate as energy charger for storage components (Figure 12 ). Also, these parameters have been selected due to the ability of photovoltaic panels which are connected in series, while their output voltage is reaching 120 V [38] . Since the converter system considers microgrid operation its power rating was initially set to 500 W, while it is not excluded that other variations of input/output parameters are not possible. Figure 13 shows the arrangement of the experimental set-up, which was prepared for the individual measurements. For the time-waveform measurement of the circuit components, the oscilloscope MDO3054 was used, while evaluation of the efficiency and other circuit variables (inputoutput voltages) for the purpose of graphical dependencies were recorded with the use of spectral analyzer Zimmer LMG500. The focus was given on the investigation of the converter operation with a duty cycle above and below 50%. For the operation D < 50%, value of the duty cycle was set to 35% and for D > 50% value of the duty cycle was 65%. Initially, the time waveforms on the inductors were investigated due to verification of the existence of AC magnetic flux of the L 3 , which serves for the core demagnetization. Finally, the focus was given on the evaluation of the efficiency and voltage gain performance for the selected duty cycle values [39] [40] [41] [42] . At this point the turns ratio between L 1 and L 2 is equal to 1:1, while the turns ratio between L 1 and L 3 and L 2 and L 3 is 1:1,7. Figure 13 shows the arrangement of the experimental set-up, which was prepared for the individual measurements. For the time-waveform measurement of the circuit components, the oscilloscope MDO3054 was used, while evaluation of the efficiency and other circuit variables (input-output voltages) for the purpose of graphical dependencies were recorded with the use of spectral analyzer Zimmer LMG500. Figure 13 shows the arrangement of the experimental set-up, which was prepared for the individual measurements. For the time-waveform measurement of the circuit components, the oscilloscope MDO3054 was used, while evaluation of the efficiency and other circuit variables (inputoutput voltages) for the purpose of graphical dependencies were recorded with the use of spectral analyzer Zimmer LMG500. Figure 14 shows the time-waveforms of the inductors currents during the operation when D = 35%. It is seen, that the current of the L3 coil has an AC character within the selected operating range. Dead-time is visible through the waveform of IL1 and IL2 when the character of these currents is decreasing. The received waveforms correspond to the theoretical operation described in Figure 5 . Figure 14 shows the time-waveforms of the inductors currents during the operation when D = 35%. It is seen, that the current of the L 3 coil has an AC character within the selected operating range. Dead-time is visible through the waveform of I L1 and I L2 when the character of these currents is decreasing. The received waveforms correspond to the theoretical operation described in Figure 5 . Figure 15 shows the time waveforms of the inductance voltages and the character of voltage VL3 is exhibiting alternating shape. The small valleys at the begin of each period are caused due to the dead-time existence during operation. Figure 14 and Figure 15 is seen, that the shapes of the waveforms are without significant disturbances thus the converter operation acts stable. Figure 15 shows the time waveforms of the inductance voltages and the character of voltage V L3 is exhibiting alternating shape. The small valleys at the begin of each period are caused due to the dead-time existence during operation. Figure 15 shows the time waveforms of the inductance voltages and the character of voltage VL3 is exhibiting alternating shape. The small valleys at the begin of each period are caused due to the dead-time existence during operation. Figure 14 and Figure 15 is seen, that the shapes of the waveforms are without significant disturbances thus the converter operation acts stable. Based on the results from Figures 14 and 15 is seen, that the shapes of the waveforms are without significant disturbances thus the converter operation acts stable.
Measurement Results for D < 50% (35%)
Measurement Results for D > 50% (65%)
Similar verifications as those from Figures 14 and 15 were done for duty cycle value above 50% (Figures 16 and 17) . Figure 16 shows the current waveforms of the inductances together with one of the transistor's gate drive signal. It is seen that compared to waveforms from Figure 14 , the shape is more distorted mostly for the current L 3 . Amplitudes for the variables on L 1 and L 2 are the same and the only change for this operating condition is the change of the output voltage value (Figure 18 ) and the change of the AC current flowing through L 3 , which exhibits much more distortion and lower values. 
Similar verifications as those from Figure 14 and Figure 15 were done for duty cycle value above 50% (Figure 16 -Figure 17 ). Figure 16 shows the current waveforms of the inductances together with one of the transistor´s gate drive signal. It is seen that compared to waveforms from Figure 14 , the shape is more distorted mostly for the current L3. Amplitudes for the variables on L1 and L2 are the same and the only change for this operating condition is the change of the output voltage value (Figure 18 ) and the change of the AC current flowing through L3, which exhibits much more distortion and lower values. 
Similar verifications as those from Figure 14 and Figure 15 were done for duty cycle value above 50% (Figure 16 -Figure 17 ). Figure 16 shows the current waveforms of the inductances together with one of the transistor´s gate drive signal. It is seen that compared to waveforms from Figure 14 , the shape is more distorted mostly for the current L3. Amplitudes for the variables on L1 and L2 are the same and the only change for this operating condition is the change of the output voltage value (Figure 18 ) and the change of the AC current flowing through L3, which exhibits much more distortion and lower values. Efficiency performance investigation was done for three operating conditions, which have been defined by the value of the operational duty cycle, whereby dependency on the output power delivery was evaluated. From Figure 18 is seen that the converter exhibits efficiency between 94.5% and 96.7% within 20% up to 100% of output power considering selected values of the duty cycle. From Figure 18 is seen that more efficient operation is for the duty cycle D = 50%, while whole operation region of the output power is considered, i.e. from 20% to 100% of nominal P OUT . Efficiency decrease for the highest selected value of duty cycle (D = 65%) is caused by the distorted operation (Figure 16 ), by higher conduction losses in the main circuit due influence of the L 3 inductance, and by the higher voltage difference between input-output part of the converter. Efficiency performance investigation was done for three operating conditions, which have been defined by the value of the operational duty cycle, whereby dependency on the output power delivery was evaluated. From Figure 18 is seen that the converter exhibits efficiency between 94.5% and 96.7% within 20% up to 100% of output power considering selected values of the duty cycle. From Figure 18 is seen that more efficient operation is for the duty cycle D = 50%, while whole operation region of the output power is considered, i.e. from 20% to 100% of nominal POUT. Efficiency decrease for the highest selected value of duty cycle (D = 65%) is caused by the distorted operation (Figure 16 ), by higher conduction losses in the main circuit due influence of the L3 inductance, and by the higher voltage difference between input-output part of the converter. On the other side, it can be seen, that output voltage is able to increase directly with the increase of the duty cycle value (Figure 19 ) or by the change of the ration between inductances L1, L2, and L3, while ration between L1 and L2 is always considered to be 1:1. On the other side, it can be seen, that output voltage is able to increase directly with the increase of the duty cycle value (Figure 19 ) or by the change of the ration between inductances L 1 , L 2 , and L 3 , while ration between L 1 and L 2 is always considered to be 1:1. Efficiency performance investigation was done for three operating conditions, which have been defined by the value of the operational duty cycle, whereby dependency on the output power delivery was evaluated. From Figure 18 is seen that the converter exhibits efficiency between 94.5% and 96.7% within 20% up to 100% of output power considering selected values of the duty cycle. From Figure 18 is seen that more efficient operation is for the duty cycle D = 50%, while whole operation region of the output power is considered, i.e. from 20% to 100% of nominal POUT. Efficiency decrease for the highest selected value of duty cycle (D = 65%) is caused by the distorted operation (Figure 16 ), by higher conduction losses in the main circuit due influence of the L3 inductance, and by the higher voltage difference between input-output part of the converter. On the other side, it can be seen, that output voltage is able to increase directly with the increase of the duty cycle value (Figure 19 ) or by the change of the ration between inductances L1, L2, and L3, while ration between L1 and L2 is always considered to be 1:1. Figure 19 . Voltage gain dependency on duty cycle and output power. Figure 20 shows the dependency of the voltage gain for investigated values of the duty cycle, while the dependency is evaluated on the turns ration change between the L1, L2, and L3, while as was already mentioned, the ratio between L1 and L2 shall always be 1:1 if the proper operation is expected. The ratio range is selected for the values, a which the operational waveforms of the currents and voltages are on the acceptable level considering efficiency performance. Figure 20 shows the dependency of the voltage gain for investigated values of the duty cycle, while the dependency is evaluated on the turns ration change between the L1, L2, and L3, while as was already mentioned, the ratio between L1 and L2 shall always be 1:1 if the proper operation is expected. The ratio range is selected for the values, a which the operational waveforms of the currents and voltages are on the acceptable level considering efficiency performance. Figure 21 shows the experimental evaluation of the influence of the input voltage variance on the efficiency for the operational condition when the output power is at its maximum, and duty cycle is at the worst selected condition (65%) from Figure 17 . It is seen, that the input voltage variance has direct impact on the efficiency while considering the difference of 40 V at the input voltage causes 1.2% efficiency fluctuation. Figure 20 shows the dependency of the voltage gain for investigated values of the duty cycle, while the dependency is evaluated on the turns ration change between the L1, L2, and L3, while as was already mentioned, the ratio between L1 and L2 shall always be 1:1 if the proper operation is expected. The ratio range is selected for the values, a which the operational waveforms of the currents and voltages are on the acceptable level considering efficiency performance. 
Performance Comparisons to Other Topologies
For the performance analysis of presented converter to commercially used alternatives was realized in the way experimental measurements, while the proposed converter is compared to the standard dual-interleaved boost (DIB) type converter and to the classic boost converter [43] . The parameters of converters related to the output power, input voltage and switching frequency have been the same. It means each of converter operates at the maximum power of 500 W, at input voltage 100 VDC, with switching frequency 200 kHz. The voltage gain of all converters was set to the same level, i.e. Gain = 3.6. The results from the analysis related to the operational parameters/characteristics are listed in next table. Table 4 shows that the proposed converter has the best efficiency from the investigated alternatives and it is also even the number of semiconductor switches is doubled oppose to standard alternatives. It is related to the type of magnetic component being used while the proposed converter uses much lower magnetic core and utilizes reset winding that is eliminating saturation of the core oppose to compared solutions. Due to very low output voltage ripple, the output electrolytic capacitors can be reduced, i.e. their value shall be much lower compared to standard topologies. In this way, the optimization is done also in the way of reduction of ESR and, thus, of other parts of losses. This is second issue related to the efficiency improvements of proposed converters. The proposed magnetic design of inductor is beneficial also due to fact, that it operates as stiff voltage transformer with the given transformer ratio. Existence of the visible AC component within the circuit secures, that the input current ripple is minimized. The only visible disadvantage of proposed converter to investigated one is the limitation of the voltage gain. With given turns ratio of inductor, it can achieve maximum value of 4. Anyway, if the ratio is modified, also higher values can be reached, but the performance of other variables can be then reduced [43] . A more comprehensive comparison can be done within future works, where the focus will be given also on the investigation of the semiconductor used and variant solutions of the main circuit with the possibility of resonant switching.
Conclusions
In this paper, the dual interleaved converter with coupled inductors and additional flux reset circuit was introduced and investigated. Principally the interleaved topologies offer several advantages to standard solutions, while mostly performance related to the lowered values of the output voltage ripple, and input current ripple are improved. Also, the efficiency is optimized through the wide operational range of input-output variances. However, there are still design considerations which negatively influence characteristics of the interleaved solutions. Since the boost coils work with DC magnetization, the demagnetizing circuit was introduced and investigated within presented paper. Such approach adds alternating current flow during each interval, thus AC part for the ferrite core is considered in this way. The main outcome is the reduction of the core direct saturation, so the better thermal performance and optimization of the geometrical properties is possible.
Because the analysis of the circuit was performed, several dependencies have been presented. The focus was given on the voltage gain characteristic dependent on the duty cycle change as well as on the turns ratio between boost and demagnetizing inductors. Both techniques were tested experimentally within the selected operational range on the prototype sample. Simultaneously the efficiency was estimated for various operational conditions, mostly for the variable output load at a constant duty cycle, while 3 scenarios were selected. Together with it the output voltage stiffness was also evaluated. The results showed that the most efficient operation is limited for the value of the duty cycle of 50%. On the other side, with low turns ratio between inductances, higher voltage gain is achieved above the 50% value of duty cycle.
Based on these considerations it is concluded, that proposed converter is possible to design for target application area with satisfying parameters from efficiency and voltage gain point of view. The designer just needs to decide, whether use duty cycle modification or turns ratio will be more effective. However, it is expected that the proposed converter topology can achieve 96% of efficiency within the whole operation range even when standard semiconductor devices are being used. A further increase is possible with wide bandgap devices.
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